Outputs	States							
	ABout_odd	ABout_even	Ain_odd	Ain_even	Bin_odd	Bin_even	Astop_odd	Astop_even
Sw1	0	0	0	0	1	1	1	1
Sw2	0	0	0	0	1	1	1	1
Sw3	0	0	0	1	0	0	0	1
Sw4	0	0	0	1	0	0	0	1
DA[1..0]	10	10	10	10	10	10	00	00
DB[1..0]	01	01	01	01	01	01	01	01

Outputs	States							
	Bstop_odd	Bstop_even						
Sw1	0	0						
Sw2	0	0						
Sw3	0	1						
Sw4	0	1						
DA[1..0]	10	10						
DB[1..0]	00	00						

Outputs	States							
Sw1								
Sw2								
Sw3								
Sw4								
DA[1..0]								
DB[1..0]								